

# Digital Automotive Pixel Link Transmitter

## INAP125T24

The INAP125T24 is a transmitter for the new Automotive **PIXel** (APIX) link for display and camera based point-to-point applications. The APIX link features an uni-directional pixel and full-duplex sideband data transmission over one single pair of shielded twisted pair (STP) copper cable. The upstream sideband can also be transmitted over a separate pair of wires to serve the requirements for automotive applications. In addition this wire may be used for power supply.

The INAP125T24 widths of 10, 12, 18 and 24bit. The interface can be configured individually to match all popular display and image sensor interfaces. The pixel interface is able to handle a wide spread pixel clock for lowest EMI.

The INAP125T24 transmitter features dedicated high-speed outputs with adjustable drive current and pre-emphasis to facilitate the adaptation to different link distances and cable qualities while offering maximum data integrity and full EMI compliance.

**Packages:**

- 64 pin QFN

**Features:**

- Up to 1 GBit/s Downstream Link
- Up to 62.5 MBit/s Upstream Link
- Low EMI, Two- or Four-Wire Full Duplex Link
- Accepts wide spread spectrum pixel clock
- +15 m Distance with low profile STP cables
- 10/12/18/24 bit pixel Interface
- Configurable sampling edge for pixel data
- DC-balanced line coding to support AC coupling
- Line Driver Current and Pre-Emphasis adjustable
- ISO10605 and IEC61000-4-2 compliant ESD protection
- Extended Temp. Range: -40 to +105°C
- AEC-Q100 qualified

**Applications:**

- Automotive Infotainment Displays
- Automotive Dashboard Displays
- Head-Up Displays
- Rear-Seat Entertainment Systems
- Automotive Driver Assistance
- Surveillance Systems
- Inspection Systems




Figure 1: APIX system overview

## 1.0 Introduction

The APIX link transmits uncompressed pixel data with a sustained and resolution-independent link data rate of either 1 GBit/s or 500 MBit/s over one single pair of STP copper cable. In addition to the pixel data, bidirectional sideband control data can be transmitted over the same pair of wires.

The link supports distances of up to +15m (1 GBit/s mode) and up to +40m (500 MBit/s mode) depending on the output settings (current, pre-emphasis) and the cable properties.

Optimized for low EMI, the APIX link is dedicated for point-to-point applications within vehicles. The highly integrated architecture allows the implementation of video and audio links in applications like central information displays, dashboard and head-up displays, but also camera links as part of driver assistance systems requiring real-time digital video streams.

### 1.1 Transmission Channels

The APIX link provides three independent channels for data transfer

- the high speed downstream pixel channel
- the downstream sideband channel
- the upstream sideband channel

The pixel channel and the downstream sideband channel are multiplexed and commonly transmitted over the downstream link.

The upstream sideband channel can either be established over the same pair of wires as the downstream link (embedded upstream channel) or alternatively over a separate pair of wires. The configuration needs to be performed by the configuration vectors (see section 3.1).





Figure 1-1: Single wire transmission channel configuration



**Figure 1-2: Two wire transmission channel configuration**

## 1.2 Link Bandwidth

The bandwidth of the downstream link can be selected from these two modes:

- “full bandwidth” mode with a link data rate of 1 GBit/s, providing a net video data rate of 847MBit/s
- “half bandwidth” mode with a link data rate of 500 MBit/s, providing a net video data rate of 423.6MBit/s

The bandwidth also defines the maximum data rate possible for the sideband channels. The downstream sideband channel is transmitted in dedicated slots in the downstream link and therefore offers guaranteed low latency real-time characteristics. The maximum transmission rates is defined by the sampling frequency of the input pins as defined in section 2.3.2.

The upstream sideband channel is transmitted either as common mode signal on the same or as differential signal on a separate line (see Figure 1-2). The upstream channel data rate is configurable by configuration vectors as defined in section 3.1 and is not affected by the signalling method chosen for the upstream sideband channel.

## 2.0 Functional Description

### 2.1 Block Diagram




Figure 2-1: INAP125T24 Block Diagram

## 2.2 Serial Link Interfaces

### 2.2.1 Downstream Link Interface

The interface (SDOUT+, SDOUT-) of the downstream serial link (Tx -> Rx) is implemented with differential Current Mode Logic (CML).

### 2.2.2 Upstream Link Interface

As the upstream serial channel (from Rx to Tx) can alternatively be established over the downlink (embedded back channel) or a separate pair of STP cable, different signalling techniques will be employed.

**Option 1:** Upstream and downstream channels share the same pair of STP cable. The upstream link employs common mode signalling technique.

**Option 2:** Upstream and downstream channels are transmitted over 2 separate pairs of STP cable. The additional upstream interface of the APIX devices (SDIN+, SDIN-) is realized with differential Current Mode Logic (CML).

## 2.3 Digital Interfaces

### 2.3.1 Pixel Data Interface

The pixel data interface is the input for the 24 bit parallel pixel data representing the video data. In addition 3 pixel control signals like HSYNC, VSYNC and DATA ENABLE can be transmitted. The interface needs to be driven by an external pixel clock at PX\_CLK, which acts as synchronous clock for the interface. The pixel clock is limited to 62 MHz as specified in Table 7-5. Data width and the configuration for the pixel control data are defined by configuration vectors (see section 3.1).

| Channels                    | PX_DATA Width | control signal transmit mode<br>configuration of transmission of pixel control signals |                  |            |
|-----------------------------|---------------|--|------------------|------------|
|                             |               | never  | even pixels only | each pixel |
| Bandwidth mode<br>1GBit/s   | 10 bit        | 62.0 MHz   | 62.0 MHz         | 62.0 MHz   |
|                             | 12 bit        | 62.0 MHz   | 62.0 MHz         | 56.4 MHz   |
|                             | 18 bit        | 47.0 MHz   | 43.4 MHz         | 40.3 MHz   |
|                             | 24 bit        | 35.3 MHz   | 33.2 MHz         | 31.3 MHz   |
| Bandwidth mode<br>500MBit/s | 10 bit        | 42.3 MHz   | 36.8 MHz         | 32.5 MHz   |
|                             | 12 bit        | 35.2 MHz   | 31.3 MHz         | 28.2 MHz   |
|                             | 18 bit        | 23.5 MHz   | 21.7 MHz         | 20.1 MHz   |
|                             | 24 bit        | 17.6 MHz   | 16.6 MHz         | 15.6 MHz   |

**Table 2-1: Maximum pixel clock frequency for different PX\_CTRL and data width settings**

The parallel pixel interface supports pixel formats of 10, 12, 18 and 24 bit + 3 control signals. Pixel data and control signals are sampled with the pixel clock. The active edge can be configured to either rising or falling.

It is recommended to consider series resistors for all PX\_DATA, PX\_CTRL and PX\_CLK input pins close to the video source device to reduce the risk of data-related emissions and reflections.

| Color Depth | INAP125T24    |
|-------------|---------------|
| 10 Bit      | PX_DATA[9:0]  |
| 12 Bit      | PX_DATA[11:0] |
| 18 Bit      | PX_DATA[17:0] |
| 24 Bit      | PX_DATA[23:0] |

**Table 2-2: Pixel data interface options**

| Control Function    | INAP125T24 |
|---------------------|------------|
| HSYNC / lineSync    | PX_CTRL[0] |
| VSYNC / frameSync   | PX_CTRL[1] |
| DATA ENABLE / valid | PX_CTRL[2] |

**Table 2-3: Pixel control interface**

Please note that PX\_CTRL[2] is required by the APIX link to synchronize the serial transmission to the pixel data. Therefore it is mandatory to toggle the pin at least once at the beginning of the transmission to ensure the correct operation of the APIX link.

### 2.3.2 Sideband Channel Downstream Interface

The sideband data downstream interface provides two input pins to sample sideband data. Both pins are sampled at a specific frequency and transmitted as 2 bit data packet. The sampling frequency depends on the bandwidth mode selected for the downstream link as shown in Table 2-4.

| Downstream speed | Sampling frequency | Input pins       |
|------------------|--------------------|------------------|
| 1 GBit/s         | 13.89 MHz          | SBDOWN_DATA[1:0] |
| 500 MBit/s       | 6.94 MHz           |                  |

**Table 2-4: Downstream Sideband channel sampling frequency**

### 2.3.3 Sideband Channel Upstream Interface

The sideband data upstream interface provides the sideband data at two output pins. The pins are provided synchronously to SBUP\_CLK, which reflects the upstream sample clock at the INAP125R12/24 receiver devices. The maximum data rate is limited by the upstream serial line clock, which is defined by a configuration vector (see Table 3-1). Please see Table 2-5 for a complete list of available data rates.

| Upstream Serial Line Clock | Maximum Output data rate (per pin) | Output pins    |
|----------------------------|------------------------------------|----------------|
|                            |                                    | INAP125T24     |
| 62.5 MHz                   | <10.40 MBit/s                      | SBUP_DATA[1:0] |
| 41.61 MHz                  | <6.94 MBit/s                       |                |
| 31.25 MHz                  | <5.20 MBit/s                       |                |
| 20.83 MHz                  | <3.48 MBit/s                       |                |

Table 2-5: Upstream sideband channel data rate with INAP125R12/24 receiver

## 2.4 Signal Description

Note: Unused CMOS inputs should be tied to GND.

For thermal and functional reasons the exposed die attach pad must be connected to GND.

| Signal Name      | Pin #  | Type   | Description  |
|------------------|--|--------|--|
| PX_DATA[23:0]    | 35,32,18,17,16,62,37,36,61,31,60,19,15,1,13,12,11,10,9,6,5,4,3,2 | IN     | Pixel data input, sampled with respect to the rising or falling edge of PX_CLK. Inputs should be connected via series resistors. |
| PX_CLK           | 14   | IN     | Pixel clock input  |
| PX_CTRL[2:0]     | 55,56,57   | IN     | Pixel control signals  |
| SBDOWN_DATA[1:0] | 34,23  | IN     | Downstream sideband data   |
| SBUP_DATA[1:0]   | 33,24  | OUT    | Upstream sideband data   |
| SBUP_CLK         | 30   | OUT    | Sideband channel upstream clock  |
| RESET#           | 22   | IN     | Asynchronous reset (active low)  |
| TX_ERROR         | 29   | OUT    | Upstream Link Sync Error Indicator (active high)   |
| EEPROM_DATA      | 26   | IN/OUT | Configuration data   |
| EEPROM_CLK       | 25   | OUT    | Configuration clock  |
| XTAL_IN          | 52   | IN     | Oscillator input or reference clock input  |

Table 2-6: INAP125T24 Pin description, 64-pin QFN

| Signal Name            | Pin #   | Type   | Description   |
|------------------------|---------|--------|---|
| XTAL_OUT               | 51      | OUT    | Oscillator output   |
| NOM_CUR                | 41      | PASSIV | Serial Downstream: Nominal current control  |
| PRE_CUR                | 42      | PASSIV | Serial Downstream: Pre-emphasis current control   |
| SDOUT+                 | 44      | OUT    | CML serial data interface downstream. Interface to differential transmission line with Zdiff = 100 Ohm. |
| SDOUT-                 | 45      | OUT    |   |
| SDIN+                  | 47      | IN     | CML serial data interface upstream. Interface to differential transmission line with Zdiff = 100 Ohm.   |
| SDIN-                  | 48      | IN     |   |
| VCO_TUNE               | 40      | IN     | VCO loop filter tuning voltage  |
| PFD_OUT                | 39      | OUT    | Current output for VCO loop filter  |
| VDD_VCO                | 38      | PWR    | Regulated power supply for VCO 1.8 V, 7 mA  |
| VDD                    | 7,20,59 | PWR    | 1.8 V core supply   |
| DVDD                   | 28,64   | PWR    | 3.3 V I/O supply  |
| VDDA                   | 46      | PWR    | 1.8 V analog supply   |
| VDD_OSC                | 53      | PWR    | 1.8 V oscillator supply   |
| DVDD_OSC               | 49      | PWR    | 3.3 V oscillator supply   |
| VSS <sup>a</sup>       | 8,21,58 | GND    | Digital core ground   |
| DVSS <sup>a</sup>      | 27,63   | GND    | Digital I/O ground  |
| GNDA <sup>a</sup>      | 43      | GND    | Analog ground   |
| VSS_OSC <sup>a</sup>   | 54      | GND    | Oscillator ground   |
| DVSS_OSC <sup>a</sup>  | 50      | GND    | Oscillator I/O ground   |
| Exposed Dia Attach Pad | -       | GND    | Connection to GND with multiple VIAs  |

**Table 2-6: INAP125T24 Pin description, 64-pin QFN**

a. All VSS, DVSS and GND pins should be connected as common ground



## 3.0 Configuration, Reset, Power-Up and Error Detection

### 3.1 Configuration

The device parameters and settings are configured through a two-wire serial interface which is compatible to the MicroChip MicroWire™ interface. After power-up or reset, the INAP125T24 expects a serial EEPROM at the interface EEPROM\_DATA and EEPROM\_CLK, to read in the configuration vectors. In case no EEPROM is used, the chip needs to be stimulated with the PROM\_start and PROM\_stop bytes as shown in Table 3-1. If the initialization fails the default values will be used. Please see section 3.1.2 for more details on the programming flow.

#### 3.1.1 Configuration vectors

| Address byte | Bit# | Parameter                       | Recommended value | Default value | Comment   |
|--------------|------|---------------------------------|-------------------|---------------|---|
| 00           | 7:0  | PROM_start                      | 10111101          |               | PROM valid byte 0   |
| 01           | 2:0  | pre-emphasis control            | 000               | 000           | regulates the delay until pre-emphasis gets active. 000 means pre-emphasis active with first bit. (recommended)               |
|              | 3    | dedicated upstream              |                   | 0             | 0: enable dedicated upstream link<br>1: disable<br>Note: in case bit 3 and 4 are set to '0', the upstream channel is disabled |
|              | 4    | embedded upstream               |                   | 1             | 0: enable embedded upstream link<br>1: disable<br>Note: in case bit 3 and 4 are set to '0', the upstream channel is disabled  |
|              | 5    | reserved                        | 1                 | 1             | reserved  |
|              | 6    | bandwidth mode                  |                   | 0             | 0: 500 MBit/s mode<br>1: 1 GBit/s mode  |
|              | 7    | wait period after configuration | 1                 | 1             | 0: no delay<br>1: 50 ms delay after configuration to stabilize the PLL  |
| 02           | 1:0  | pixel data width                |                   | 00            | selects the width of pixel data to be transmitted<br>00: 10 bit<br>01: 12 bit<br>10: 18 bit<br>11: 24 bit                     |

Table 3-1: Configuration vectors

| Address byte | Bit# | Parameter                    | Recommended value | Default value | Comment  |
|--------------|------|------------------------------|-------------------|---------------|--|
|              | 3:2  | control signal transmit mode | 11                | 11            | transmission of pixel control signals<br>00: never<br>01: unused<br>10: on every second (even) pixels<br>11: on each pixel |
|              | 4    | reserved                     | 1                 | 1             |  |
|              | 5    | pixel clock active edge      |                   | 1             | 0: falling edge<br>1: rising edge  |
|              | 7:6  | upstream serial link clock   |                   | 10            | See Table 3-2 and Table 3-3  |
| 03           | 3:0  | upstream link data recovery  |                   | 0001          | See Table 3-4  |
|              | 4    | reserved                     | 0                 | 0             |  |
|              | 7:5  | TX_Error config              |                   | 000           | Configuration of TX_Error pin<br>See Table 3-5   |
| 04           | 0    | pll status                   | 0                 | 0             | loss of PLL synchronization resets device<br>0: enable<br>1: disable   |
|              | 4:1  | reserved                     | 1000              | 1000          |  |
|              | 7:5  | reserved                     | 100               | 100           |  |
| 05           | 7:0  | PROM_end                     | 10011001          |               | PROM valid byte 1  |

Table 3-1: Configuration vectors

| Bandwidth mode | Configuration Byte 2, Bit 7:6 | Upstream serial line clock |
|----------------|-------------------------------|----------------------------|
| 1 Gbit/s       | 00                            | 62.5 MHz                   |
| 1 Gbit/s       | 01                            | 41.67 MHz                  |
| 1 Gbit/s       | 10                            | 31.25 MHz                  |

Table 3-2: Sideband upstream configuration for full bandwidth mode

| Bandwidth mode | Configuration Byte 2, Bit 7:6 | Upstream serial line clock |
|----------------|-------------------------------|----------------------------|
| 500 MBit/s     | 00                            | 62.5 MHz                   |
| 500 MBit/s     | 10                            | 31.25 MHz                  |
| 500 MBit/s     | 11                            | 20.83 MHz                  |

**Table 3-3: Sideband upstream configuration for half bandwidth mode**

| Upstream serial line clock | Configuration Byte 3, Bit 3:0 |
|----------------------------|-------------------------------|
| 62.5 MHz                   | 0011                          |
| 41.67 MHz                  | 0001                          |
| 31.25 MHz                  | 0001                          |
| 20.83 MHz                  | 0011                          |

**Table 3-4: Upstream link data recovery configuration**

| Status       | Configuration Byte 3, Bit 7:5 | Comment                            |
|--------------|-------------------------------|------------------------------------|
| SBUP_Error   | 000                           | Loss of upstream synchronization   |
| SBUP_Restart | 001                           | Upstream synchronization restarted |
| (reserved)   | 010:111                       |                                    |

**Table 3-5: TX Error pin configuration**

### 3.1.2 Configuration procedure

The configuration of the INAP125T24 is performed through the MicroWire™ compatible interface. In general, the configuration may be performed by connecting a standard EEPROM or by serving the data from a micro controller or FPGA. The INAP125T24 expects the configuration vector data in 8-bit data format. In case of invalid PROM\_start or PROM\_end bytes, the devices uses the default values.

Please see Figure 3-1 for the general communication flow.




Figure 3-1: Configuration Flow





Figure 3-2: Configuration Interface Timing


Recommended EEPROMs are the 93L46A or 93L46C from Microchip Technology Inc. with selected word size of 8 bit. Since the INAP125T24 does not provide a dedicated CS signal, the EEPROM needs to support to send all data on just one rising edge of CS as shown in Figure 3-2. Please see Figure 3-3 for a typical connection circuitry for the EEPROM.



**Figure 3-3: EEPROM connection circuitry**

In order to connect the INAP125T24 configuration interface to the host controller, the host needs to be able to accept the interface clock from the APIX device.

Please note: The INAP125T24 is only able to respond to the PROM\_Start and PROM\_End command. No other Microwire commands supported.



**Figure 3-4: Host Connection diagram**

### 3.2 Reset

The Reset pin triggers an asynchronous reset (active low) which sets all digital blocks of the INAP125T24 into a defined state. The configuration vectors are reset to the default values. The minimum low pulse width of the reset signal is 4 reference clock cycles.

During reset the serial output pins SDOUT-, SDOUT+ are held on VDDA level. All parallel outputs pins are at low level. EEPROM\_DATA is set to Hi-Z.

### 3.3 Power-Up

#### 3.3.1 Power-Up Sequence and Timing

The INAP125T24 tolerates the supply voltages to be ramped simultaneously. To avoid high IO currents, 1.8V supply voltages should ramp before 3.3V on power-up. On power-down, 3.3V should be powered down before 1.8V. On power-up all supply voltages have to rise steadily from GND level up to the  $VCC_{MIN}$  level without turn to negative direction. The ramping times must be within the limits as specified in Table 3-6. All 1.8V supplies have to be ramped up simultaneously starting from GND according figure 3.5. Reset has to be held low until all supplies reached recommended operating conditions.




Figure 3-5: Steady voltage ramp-up

| Parameter  | Description   | Min. | Typ. | Max. | Unit |
|------------|---|------|------|------|------|
| $t_{RAMP}$ | Supply Ramp Up Time for all supplies GND to $VCC_{min}$ | 0.05 | 1    | 10   | ms   |

Table 3-6: Power supply ramp-up time

#### 3.3.2 Power Supply Filtering

To achieve best transmission performance a noise level of less than 50mV on all analog and digital supply voltages VDD, VDDA, VDD\_OSC and DVDD is recommended. The loop filter supply VDD\_VCO requires lowest possible noise for best performance. See also section 6.0 for recommendations on power supply filtering.

### 3.4 Error detection

The INAP125T24 device includes an automatic error detection, which, with upstream channel enabled, indicates an upstream link synchronization error on pin TX\_ERROR. The TX\_ERROR output can be configured to different options using configuration vectors as described in section 3.1.

## 4.0 Electrical Specification

### 4.1 Interface Timing

#### 4.1.1 Pixel Interface




Figure 4-1: Pixel Interface timing at rising edge

| Parameter          | Description   | Min. | Typ. | Max. | Unit |
|--------------------|---|------|------|------|------|
| $t_{\text{SETUP}}$ | Pixel data and control signal setup time to pixel clock | 1.5  | 2    | -    | ns   |
| $t_{\text{HOLD}}$  | Pixel data and control signal hold time to pixel clock  | 1    | -    | -    | ns   |

Table 4-1: Pixel interface timing at rising edge




Figure 4-2: Pixel interface timing at falling edge

| Parameter          | Description   | Min. | Typ. | Max. | Unit |
|--------------------|---|------|------|------|------|
| $t_{\text{SETUP}}$ | Pixel data and control signal setup time to pixel clock | 1.5  | 2    | -    | ns   |
| $t_{\text{HOLD}}$  | Pixel data and control signal hold time to pixel clock  | 1    | -    | -    | ns   |

Table 4-2: Pixel interface timing at falling edge

### 4.1.2 Sideband Interface Timing

The upstream interface clock SBUP\_CLK provides the internal sampling clock used at the APIX receiver to sample the data at SBUP\_DATA[1:0]. In general the clock is defined as 1/3 of the upstream serial line clock as defined in Table 2-5. Due to the framing structure of the upstream link, the sideband clock is not available every 16<sup>th</sup> clock cycle as shown in Figure 4-3.




Figure 4-3: Upstream sideband interface




Figure 4-4: Upstream sideband Interface Timing

| Parameter          | Description                                | Min. | Typ. | Max. | Unit |
|--------------------|--|------|------|------|------|
| $t_{\text{SETUP}}$ | Sideband data setup time to sideband clock | -    | 60   | -    | ns   |
| $t_{\text{HOLD}}$  | Sideband data hold time to sideband clock  | -    | 60   | -    | ns   |

Table 4-3: Upstream sideband Interface Timing at 20.83MHz upstream serial line clock

| Parameter          | Description                                | Min. | Typ. | Max. | Unit |
|--------------------|--|------|------|------|------|
| $t_{\text{SETUP}}$ | Sideband data setup time to sideband clock | -    | 40   | -    | ns   |
| $t_{\text{HOLD}}$  | Sideband data hold time to sideband clock  | -    | 40   | -    | ns   |

Table 4-4: Upstream Interface Timing at 31.25MHz upstream serial line clock

| Parameter          | Description                                | Min. | Typ. | Max. | Unit |
|--------------------|--|------|------|------|------|
| $t_{\text{SETUP}}$ | Sideband data setup time to sideband clock | -    | 30   | -    | ns   |
| $t_{\text{HOLD}}$  | Sideband data hold time to sideband clock  | -    | 30   | -    | ns   |

Table 4-5: Upstream Interface Timing at 41.67MHz upstream serial line clock



| Parameter          | Description                                | Min. | Typ. | Max. | Unit |
|--------------------|--|------|------|------|------|
| $t_{\text{SETUP}}$ | Sideband data setup time to sideband clock | -    | 20   | -    | ns   |
| $t_{\text{HOLD}}$  | Sideband data hold time to sideband clock  | -    | 20   | -    | ns   |

Table 4-6: Upstream Interface Timing at 62.5 MHz upstream serial line clock

### 4.1.3 Configuration interface timing




Figure 4-5: Configuration interface timing

| Parameter | Description                          | Min.                 | Typ. | Max. | Unit |
|-----------|--------------------------------------|----------------------|------|------|------|
| $t_1$     | RESET high to first EEPROM clk       | $6xt_{\text{osc}}^a$ | 650  | -    | ns   |
| $t_2$     | setup time EEPROM_DATA to EEPROM_CLK | -                    | 400  | -    | ns   |
| $t_3$     | hold time EEPROM_DATA to EEPROM_CLK  | -                    | 1200 | -    | ns   |
| $t_4$     | EEPROM_CLK low time                  | -                    | 800  | -    | ns   |
| $t_5$     | EEPROM_CLK high time                 | -                    | 800  | -    | ns   |
| $t_6$     | setup time EEPROM_DATA to EEPROM_CLK | -                    | 20   | -    | ns   |
| $t_7$     | hold time EEPROM_DATA to EEPROM_CLK  | -                    | 10   | -    | ns   |

Table 4-7: Configuration interface timing

a.  $t_{\text{OSC}}$  reflects one clock cycle as defined by the external reference clock, see section 5.2.4.


## 5.0 External circuits

### 5.1 External Termination Resistors

There are no external termination resistors required – for both Upstream and Downstream the dedicated 50 Ohm termination resistors are integrated in the circuit.


### 5.2 External Coupling Capacitors

#### 5.2.1 Downstream Coupling Capacitors



**Figure 5-1: External coupling capacitors in downstream**


#### 5.2.2 Upstream Coupling Capacitors



**Figure 5-2: External coupling capacitors in upstream**

### 5.2.3 External Loop Filter

The INAP125T24 PLL circuit for the core system requires an external loop filter which should be implemented as shown in Figure 5-3.



**Figure 5-3: External loop filter circuit for the system clock VCO**


| Symbol         | Description              | Value Setting A | Value Setting B | Unit |
|----------------|--------------------------|-----------------|-----------------|------|
| C <sub>1</sub> | Capacitor C <sub>1</sub> | 1.5             | 3.3             | nF   |
| C <sub>2</sub> | Capacitor C <sub>2</sub> | 10              | 68              | nF   |
| R <sub>1</sub> | Resistor R <sub>1</sub>  | 220             | 6.5             | kΩ   |

**Table 5-1: Loop filter values for the system clock VCO**

The external loop filter components allow to change the PLL characteristics within narrow limits. While value setting A (nominal) provides a high PLL bandwidth of 4.5kHz, value setting B slightly decreases this bandwidth but increases immunity against undesired voltage drops / spikes.

### 5.2.4 External Reference Clock

The INAP125T24 core clock frequency is generated by an internal PLL controlled by an external 10 MHz crystal. Figure 5-4 shows a typical crystal design required for the oscillator circuit. The values for C1, C2 and R1 need to be selected to match the oscillation requirements of the crystal Q1. Please see Table 5-2 for the external crystal.



**Figure 5-4: Crystal clock schematic example**

| Parameter                    | Symbol    | Min           | Typ | Max  | Unit |
|------------------------------|-----------|---------------|-----|------|------|
| Nominal Frequency            | $f_{osc}$ | -             | 10  | -    | MHz  |
| Frequency Tolerance          | $F_{tol}$ | -100          | -   | +100 | ppm  |
| Equivalent Series Resistance | ESR       | -             | -   | 80   | Ohm  |
| Drive Level                  |           | see Table 5-3 |     |      |      |

**Table 5-2: Crystal requirements**

For resonance at the correct frequency, the crystal needs to be loaded with its specified load capacitance  $C_L$ , which is the value of capacitance used in conjunction with the oscillation unit. The INAP125T24 oscillator provides some of the load with internal capacitance which is specified within the range of 10pF to 12.5pF. The remainder is generated by the external capacitors and tuning capacitors labeled C1 and C2.

The load capacitance  $C_L$  can be calculated from  $C_L = C_{int} + C1//C2$ . E.g. selecting C1 and C2 with 15pF,  $C_L$  can be calculated to  $C_L = 12.5pF + 7.5pF = 20pF$ .

The crystal needs to be able to withstand the power dissipation, produced by the INAP125T24. The power dissipation depends on the ESR of the crystal and is reflected by the maximum drive level of the crystal. Table 5-3 illustrates the power dissipation of the INAP125T24 and therefore the minimum drive level capabilities of the crystal at different crystal ESR levels.

| Crystal ESR | INAP125T24 Power dissipation / Minimum crystal drive level | Unit          |
|-------------|--|---------------|
| 30          | 77   | $\mu\text{W}$ |
| 50          | 121  | $\mu\text{W}$ |
| 80          | 179  | $\mu\text{W}$ |

Table 5-3: Minimum Drive level vs. Crystal ESR

Alternatively a stable 10 MHz clock signal (3.3V CMOS TTL) can be directly connected to XTAL\_IN with XTAL\_OUT left open. Clock oscillator signal must start after ramping of all supply voltages is completed.

### 5.2.5 Pre-Emphasis and Nominal Current

For optimized signal integrity and lowest EMI in dependence of the quality and length of the STP cable used, the output nominal current and the pre-emphasis current of the INAP125T24 can be set individually by means of external resistors.





Figure 5-5: Pre-emphasis and Nominal current

| Symbol         | Pin     | Description   | Min.         | Max.              | Unit |
|----------------|---------|---|--------------|-------------------|------|
| $R_{pre\_cur}$ | PRE_CUR | resistor value<br>(typical current of pre-emphasis) | 500<br>(1mA) | 10000<br>(0.05mA) | Ohm  |
| $R_{nom\_cur}$ | NOM_CUR | resistor value<br>(typical add-on output current)   | 500<br>(5mA) | 10000<br>(0.5mA)  | Ohm  |

Table 5-4: Recommended component values for nominal and pre-emphasis

## 6.0 Application Example



$Z_0$ : Trace impedance

$R_1, C_1, C_2$ : Please check crystal requirements for component values

$Z_1, C_3, C_4$ : Filter design must be designed to eliminate oscillation on high dynamic currents with VDDA meeting specification requirements

$R_2, C_5, C_6$ : Please check loopfilter requirements for component values

- 1) Filter not required for functional reasons, but might be considered for EMI performance
- 2) Filter not required for functional reasons, but strongly recommended for EMI performance
- 3) Filter recommended for performance reasons
- 4) Filter recommended on all input pins, if applicable
- 5) ESD protection design implementation example, please check available circuitry

**Figure 6-1: Application example**

## 7.0 Electrical Characteristics

### 7.1 Absolute Maximum ratings

The absolute maximum ratings define values beyond which damage to the device may occur. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The functional operation of the device at these or any other conditions beyond the recommended operating ratings is not guaranteed.

| Parameter   | Symbol                            | Min. | Max. | Units | Note                        |
|---|-----------------------------------|------|------|-------|-----------------------------|
| DC Supply Voltage   | $V_{DVDD}, V_{DVDD\_OSC}$         | -0.5 | 5.0  | V     |                             |
| Input Voltage   | $V_{VDD}, V_{VDDA}, V_{VDD\_OSC}$ | -0.5 | 3.0  | V     |                             |
| I/O Current (DC or transient any pin)   | $I_D$                             | -20  | +20  | mA    |                             |
| Storage Temperature   | $T_{stg}$                         | -55  | +150 | ° C   |                             |
| Max Soldering Temperature   | $T_{SLD} / T_{SLD}$               |      | 260  | ° C   | 40 seconds maximum          |
| ESD Protection IEC61000-4-2 Contact discharge <sup>a</sup> SDOUT+, SDOUT-, SDIN+, SDIN- |                                   | -8   | +8   | kV    | $R_D=330\Omega, C_S=150pF$  |
| ESD Protection IEC61000-4-2 Air discharge <sup>a</sup> SDOUT+, SDOUT-, SDIN+, SDIN-     |                                   | -12  | +12  | kV    | $R_D=330\Omega, C_S=150pF$  |
| ESD Protection ISO10605 Contact discharge <sup>a</sup> SDOUT+, SDOUT-, SDIN+, SDIN-     |                                   | -8   | +8   | kV    | $R_D=2k\Omega, C_S=150pF$   |
| ESD Protection ISO10605 Air discharge <sup>a</sup> SDOUT+, SDOUT-, SDIN+, SDIN-         |                                   | -20  | +20  | kV    | $R_D=2k\Omega, C_S=150pF$   |
| ESD Protection HBM JEDEC JESD22/A114  |                                   | -3   | +3   | kV    | $R_D=1.5k\Omega, C_S=100pF$ |
| ESD Protection CDM EIA/JEDEC JESD22/C101  |                                   | -1   | +1   | kV    |                             |

**Table 7-1: Absolute maximum ratings**

a. ESD Protection values measured without external protection circuitry. Higher protection grades possible with external circuitry as described in section 6.0.

## 7.2 Recommended operating conditions

| Parameter           | Symbol          | Min. | Typ. | Max. | Units | Note                    |
|---------------------|-----------------|------|------|------|-------|-------------------------|
| Digital Core supply | $V_{VDD}$       | 1.71 | 1.8  | 1.89 | V     |                         |
| Analog supply       | $V_{VDDA}$      | 1.71 | 1.8  | 1.89 | V     |                         |
| Oscillator supply   | $V_{VDD\_OSC}$  | 1.71 | 1.8  | 1.89 | V     |                         |
| Digital IO Supply   | $V_{DVDD}$      | 2.97 | 3.3  | 3.63 | V     |                         |
| Oscillator supply   | $V_{DVDD\_OSC}$ | 2.97 | 3.3  | 3.63 | V     |                         |
| CML Current         | $I_{CML}$       | 0.8  | -    | 24   | mA    | Internal Current Source |
| Ambient Temperature | $T_a$           | -40  | -    | +105 | °C    |                         |

Figure 7-1: Recommended operating conditions

## 7.3 DC Characteristics

under recommended operating conditions. Unused inputs should be tied to ground.

| Parameter                | Symbol        | Test Condition             | Min. | Typ. | Max.       | Unit          |
|--------------------------|---------------|----------------------------|------|------|------------|---------------|
| CMOS Input High Voltage  | $V_{IH}$      | $V_{DVDD} = 3.3\text{ V}$  | 2.0  | -    | $V_{DVDD}$ | V             |
| CMOS Input Low Voltage   | $V_{IL}$      | $V_{DVDD} = 3.3\text{ V}$  | 0    | -    | 0.8        | V             |
| CMOS Input High Current  | $I_{IH}$      | $V_{IN} = V_{DVDD}$        | -10  | -    | 10         | $\mu\text{A}$ |
| CMOS Input Low Current   | $I_{IL}$      | $V_{IN} = 0\text{ V}$      | -15  | -    | -77        | $\mu\text{A}$ |
| CMOS Output High Voltage | $V_{OH}$      | $I_{OH} = -4\text{ mA}$    | 2.4  | -    | -          | V             |
| CMOS Output Low Voltage  | $V_{OL}$      | $I_{OL} = 4\text{ mA}$     | -    | -    | 0.4        | V             |
| CMOS Output High Current | $I_{OH}$      | $V_{OH} = 0.9 \times DVDD$ | -    | -    | 4          | mA            |
| CMOS Output Low Current  | $I_{OL}$      | $V_{OL} = 0.1 \times DVDD$ | -    | -    | -4         | mA            |
| Power Dissipation Tx     | $P_{max\_Tx}$ | max data transmission rate | -    | 170  | -          | mW            |

Table 7-2: DC characteristics



### 7.3.1 Supply Current

| Parameter             | min. | typ. | max. | Units |
|-----------------------|------|------|------|-------|
| $I_{vdd/vdd\_osc}$    | -    | 11   | 14   | mA    |
| $I_{vdda/vdd\_vco}^a$ | -    | 82   | 95   | mA    |
| $I_{dvdd/dvdd\_osc}$  | -    | 7    | 8    | mA    |

Table 7-3: Supply Current

a. values at maximum serial drive current NOM\_CUR, configurable as described in section 5.2.5

### 7.4 AC-Characteristics

| Parameter  | Min. | Typ. | Max. | Units  |
|--|------|------|------|--------|
| Input Capacitance, any pin                       | -    | 3    | 5    | pF     |
| Serial Transmission Gross Data Rate (Downstream) | 500  | -    | 1000 | MBit/s |
| Serial Transmission Gross Data Rate (Upstream)   | 20.8 | -    | 62.5 | MBit/s |
| CMOS Output Rise / Fall Time (CL = 10 pF)        | -    | 5    | 10   | ns     |

Table 7-4: AC-Characteristics

### 7.5 Pixel Clock Range

| Parameter             | Symbol    | Min. | Typ. | Max. | Unit | Note  |
|-----------------------|-----------|------|------|------|------|---|
| Pixel Clock Frequency | $f_{PIX}$ | 6    | -    | 62   | MHz  | Maximum frequency depends on selected bit width |

Table 7-5: Pixel Clock Range

## 8.0 Package Options / Ordering information

| Device / Ordering Code | Description                                 | Package | Minimum Order Quantity |
|------------------------|---|---------|------------------------|
| INAP125T24             | Tx w/10...24 bit Interface + 2 bit Sideband | QFN64   | 260 pcs/tray           |
| INAP125T24-R2          | Tx w/10...24 bit Interface + 2 bit Sideband | QFN64   | 2000 pcs/reel          |
| INAP125T24-R4          | Tx w/10...24 bit Interface + 2 bit Sideband | QFN64   | 4000 pcs/reel          |

Table 8-1: Package Options

## 8.1 RoHS compliance

The device INAP125T24 is released as RoHS compliant.

## 9.0 Soldering information




Figure 9-1: Reflow profile

## 10.0 Package information

### 10.1 Pinout diagrams

Figure 10-1: INAP125T24 pinout diagram





Figure 10-2: INAP125T24 pinout diagram

**10.2 64-pin QFN**



**Figure 10-3: 64-pin QFN package dimensions**

|                        | SYMBOL | MIN       | NOM      | MAX  |     |
|------------------------|--------|-----------|----------|------|-----|
| TOTAL THICKNESS        | A      | 0.8       | 0.85     | 0.9  |     |
| STAND OFF              | A1     | 0         | 0.02     | 0.05 |     |
| MOLD THICKNESS         | A2     | 0.65      | ---      | 0.69 |     |
| L/F THICKNESS          | A3     | 0.203 REF |          |      |     |
| LEAD WIDTH             | b      | 0.18      | 0.23     | 0.28 |     |
| CHAMFER                | C      | 0.24      | ---      | 0.6  |     |
| BODY SIZE              | X      | D         | 9 BSC    |      |     |
|                        | Y      | E         | 9 BSC    |      |     |
| MOLD CAP               | X      | D1        | 8.75 BSC |      |     |
|                        | Y      | E1        | 8.75 BSC |      |     |
| LEAD PITCH             | e      | 0.5 BSC   |          |      |     |
| EP SIZE                | X      | J         | 5.3      | 5.4  | 5.5 |
|                        | Y      | K         | 5.3      | 5.4  | 5.5 |
| LEAD LENGTH            | L      | 0.3       | 0.4      | 0.5  |     |
|                        | R      | 2.15      | 2.25     | 2.35 |     |
|                        | S      | 2.7       | 2.8      | 2.9  |     |
| PACKAGE EDGE TOLERANCE | aaa    | 0.1       |          |      |     |
| MOLD FLATNESS          | bbb    | 0.08      |          |      |     |
| COPLANARITY            | ccc    | 0.05      |          |      |     |
| LEAD OFFSET            | ddd    | 0.1       |          |      |     |
| EXPOSED PAD OFFSET     | eee    | 0.1       |          |      |     |
|                        |        |           |          |      |     |
|                        |        |           |          |      |     |

NOTES

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)

- ② DIMENSION APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.2 AND 0.25mm FROM TERMINAL TIP.
- ③ THE PIN #1 IDENTIFIER MUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- ④ EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- ⑤ APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- ⑥ APPLIED ONLY TO TERMINALS.
- ⑦ EXACT SHAPE OF EACH CORNER IS OPTIONAL.

**Figure 10-4: 64-pin QFN package dimensions**

## 11.0 Revision History

| Revision | Date          | Changes  |
|----------|---------------|--|
| 1.0      | February 2008 | Released Datasheet   |
| 1.1      | December 2008 | <ul style="list-style-type: none"> <li>• Separated Transmitter and Receiver Datasheet</li> <li>• Various updates on general description and formatting</li> <li>• Added separate block diagrams for T12 and T24</li> <li>• Updated Section "Pixel Data Interface" at page 5</li> <li>• Updated Section "Sideband Channel Downstream Interface" at page 6</li> <li>• Updated Table 2-6, "INAP125T12 Pinout description, 48-pin QFN," on page 7</li> <li>• Updated Table 2-6, "INAP125T24 Pin description, 64-pin QFN," on page 7</li> <li>• Updated Section "Configuration vectors" at page 9</li> <li>• Added Table 3-5, "TX Error pin configuration," on page 11</li> <li>• Updated Section "External Reference Clock" at page 19</li> <li>• Added Section "Application Example" at page 22</li> <li>• Updated Section "Electrical Characteristics" at page 23</li> <li>• Added Section "Soldering information" at page 26</li> </ul> |
| 1.2      | February 2009 | <ul style="list-style-type: none"> <li>• Updated <math>V_{ESDCDM}</math> to 1000V in Table 7-1, "Absolute maximum ratings," on page 23</li> </ul>  |
| 1.3      | June 2009     | <ul style="list-style-type: none"> <li>• Added ESD protection values for ISO10605 and IEC61000-4-2 in Table 7-1, "Absolute maximum ratings," on page 23</li> </ul>   |
| 1.4      | December 2011 | <ul style="list-style-type: none"> <li>• Updated Section "Application Example" at page 22</li> <li>• Updated Section "Soldering information" at page 26</li> </ul>   |
| 1.5      | August 2012   | <ul style="list-style-type: none"> <li>• Updated Section "Reset" at page 13</li> <li>• Updated Section "Power-Up Sequence and Timing" at page 14</li> <li>• Updated Section "External Loop Filter" at page 19</li> <li>• Updated Section "External Reference Clock" at page 19</li> </ul>  |
| 1.6      | November 2012 | <ul style="list-style-type: none"> <li>• Updated Section "64-pin QFN" at page 28</li> </ul>  |
| 1.7      | March 2018    | <ul style="list-style-type: none"> <li>• INAP125T24 become separated, INAP125T12 content removed</li> </ul>  |

**Table 11-1: Revision History**

**Inova Semiconductors GmbH**

Grafinger Str. 26


D-81671 Munich / Germany

Phone: +49 (0)89 / 45 74 75 - 60

Fax: +49 (0)89 / 45 74 75 - 88

**Email:** [info@inova-semiconductors.de](mailto:info@inova-semiconductors.de)

**URL:** <http://www.inova-semiconductors.com>

 **APIX**® is a registered trademark of Inova Semiconductors GmbH

All other trademarks or registered trademarks are the property of their respective holders.

Inova Semiconductors GmbH does not assume any liability arising out of the applications or use of the product described herein; nor does it convey any license under its patents, copyright rights or any rights of others.

Inova Semiconductors products are not designed, intended or authorized for use as components in systems to support or sustain life, or for any other application in which the failure of the product could create a situation where personal injury or death may occur. The information contained in this document is believed to be current and accurate as of the publication date. Inova Semiconductors GmbH reserves the right to make changes at any time in order to improve reliability, function or performance to supply the best product possible.

Inova Semiconductors GmbH assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made.

© Inova Semiconductors 2018